Please use this identifier to cite or link to this item:
|Title:||Configurations of memristor-based APUF for improved performance||Authors:||Teo, J.H.L.
|Issue Date:||2019||Abstract:||The memristor-based arbiter PUF (APUF) has great potential to be used for hardware security purposes. Its advantage is in its challenge-dependent delays, which cannot be modeled by machine learning algorithms. In this paper, further improvement is proposed, which are circuit configurations to the memristor-based APUF. Two configuration aspects were introduced namely varying the number of memristor per transistor, and the number of challenge and response bits. The purpose of the configurations is to introduce additional variation to the PUF, thereby improve PUF performance in terms of uniqueness, uniformity, and bit-aliasing; as well as resistance against support vector machine (SVM). Monte Carlo simulations were carried out on 180 nm and 130 nm, where both CMOS technologies have produced uniqueness, uniformity, and bit-aliasing values close to the ideal 50%; as well as SVM prediction accuracies no higher than 52.3%, therefore indicating excellent PUF performance. © 2019 Institute of Advanced Engineering and Science.||DOI:||10.11591/eei.v8i1.1401|
|Appears in Collections:||UNITEN Scholarly Publication|
Show full item record
Files in This Item:
|Configurations of memristor-based APUF for improved performance.pdf||620.49 kB||Adobe PDF||View/Open|
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.