Please use this identifier to cite or link to this item:
DC FieldValueLanguage
dc.contributor.authorRahman, L.F.en_US
dc.contributor.authorReaz, M.B.I.en_US
dc.contributor.authorMarufuzzaman, M.en_US
dc.contributor.authorSidek, L.M.en_US
dc.description.abstractPower dissipation of CMOS IC is a key factor in low power applications especially in RFID tag memories. Generally, tag memories like electrically erasable programmable read-only memory (EEPROM) require an internal clock generator to regulate the internal voltage level properly. In EEPROM, oscillator circuit can generate any periodic clock signal for frequency translation. Among different types of oscillators, a current starved ring oscillator (CSRO) is described in this research due to its very low current biasing source, which in turn restrict the current flows to reduce the overall power dissipation. The designed CSRO is limited to three stages to reduce the power dissipation to meet the specs. The simulated output shows that, the improved CSRO dissipates only 4.9 μW under the power supply voltage (VDD) 1.2 V in Silterra 130 nm CMOS process. Moreover, this designed oscillator has the lowest phase noise -119.38 dBc/Hz compared to other research works. In addition, the designed CSRO is able to reduce the overall chip area, which is only 0.00114 mm2. Therefore, this proposed low power and low phase noise CSRO will be able to regulate the voltage level successfully for low power RFID tag EEPROM. Copyright © 2019 by the Authors.
dc.titleDesign of low power and low phase noise current starved ring oscillator for RFID tag EEPROMen_US
item.fulltextNo Fulltext-
Appears in Collections:UNITEN Scholarly Publication
Show simple item record

Google ScholarTM



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.