Please use this identifier to cite or link to this item:
Title: Statistical process modelling for 32nm high-K/metal gate PMOS device
Authors: Maheran, A.H.A. 
Noor Faizah, Z.A. 
Menon, P.S. 
Ahmad, I. 
Apte, P.R. 
Kalaivani, T. 
Salehuddin, F. 
Issue Date: 2014
Abstract: The evolution of MOSFET technology has been governed solely by device scaling, delivered an ever-increasing transistor density through Moore's Law. In this paper, the design, fabrication and characterization of 32nm HfO2/TiSi2 PMOS device is presented; replacing the conventional SiO2 dielectric and Poly-Silicon. The fabrication and simulation of PMOS transistor is performed via Virtual Wafer Fabrication (VWF) Silvaco TCAD Tools namely ATHENA and ATLAS. Taguchi L9 Orthogonal method is then applied to this experiment for optimization of threshold voltage (VTH) and leakage current (IOFF). The simulation result shows that the optimal value of VTH and IOFF which are 0.1030075V and 3.4264075×10-12A/um respectively are well within ITRS prediction. © 2014 IEEE.
Appears in Collections:COE Scholarly Publication

Show full item record

Google ScholarTM


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.