Please use this identifier to cite or link to this item:
Title: FPGA simulation of AD converter by using Giga Hertz speed data acquisition for partial discharge detection
Authors: Emilliano 
Chakrabarty, C.K. 
Basri, A. 
Ramasamy, A.K. 
Ping, L.C. 
Issue Date: 2010
Journal: Internetworking Indonesia JournalOpen Access Volume 2, Issue 1, March 2010, Pages 29-37 
Abstract: Currently, FPGA (Field Programmable Gate Array) technology is being widely used for accelerator control owing to its fast digital processing capability. This paper is purely a model to determine the design circuit to implement Partial Discharge (PD) detection in FPGA technology. The research shall involve ISE Simulator version 9.2i (Xilinx) and Very high integrated circuit Hardware Description Language (VHDL) programming to evaluate the use of Field Programming Gate Array (FPGA) for the detection and counting of partial discharge signals in underground cable. The impulse signals at the input data have very fast rise time in the range of 1 ns to 2 ns.
Appears in Collections:COE Scholarly Publication

Show full item record

Google ScholarTM



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.