Please use this identifier to cite or link to this item: http://dspace.uniten.edu.my/jspui/handle/123456789/2127
DC FieldValueLanguage
dc.contributor.authorCollege of Engineering-
dc.date.accessioned2017-10-04T02:53:54Z-
dc.date.available2017-10-04T02:53:54Z-
dc.date.issued2009-03-
dc.identifier.urihttp://dspace.uniten.edu.my:80/jspui/handle/123456789/2127-
dc.language.isoen-
dc.titleDigital logic analysis & design - EEEB 163 - Semester 2, 2008/2009-
dc.typeExamination Paper-
item.grantfulltextrestricted-
item.fulltextWith Fulltext-
Appears in Collections:COE Examination Papers
Files in This Item:
File Description SizeFormat 
EEEB163 Digital Logic Analysis & Design.pdf189.34 kBAdobe PDFView/Open
Digital Logic Analysis & Design (EEEB 163).pdf665.39 kBUnknownView/Open
Show simple item record

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.