Please use this identifier to cite or link to this item:
|Title:||PRINCE IP-core on Field Programmable Gate Arrays (FPGA)||Authors:||Abbas, Y.A.
|Issue Date:||2015||Journal:||PRINCE IP-core on Field Programmable Gate Arrays (FPGA). Research Journal of Applied Sciences, Engineering and Technology, 10(8), 914-922||Abstract:||This study presents a high execution-speed and low-resource hardware IP-Core of PRINCE light weight block cipher on a Field Programmable Gate Arrays (FPGA). The new FPGA IP-core is to speed-up the performance of PRINCE, superseding software implementation that is typically slow and inefficient. The design of this IP core is based on concurrent concept in encrypting blocks of 64 bits data, in that each block is executed within one clock cycle, resulting in high throughput and low latency. Though this IP core encrypts data at high speed processing, it consumes relatively low power. The hardware design can allow encryption, decryption and key schedule to utilize identical hardware components, in order to reduce further the FPGA resources. This efficient PRINCE hardware architecture has been coded using Very High speed integrated circuit Hardware Description Language (VHDL). Also, a bus interface has been included as part of PRINCE IP core to allow it to communicate with an on-chip microprocessor. The IP core has been successfully synthesized, mapped, simulated and tested on an FPGA evaluation board. The test program that has been written in "C" to evaluate this IP-Core on a Virtex-403 FPGA board yields an encryption throughput of 2.03 Gbps or resource efficiency of 2.126 Mbps/slice. © Maxwell Scientific Organization, 2015.||URI:||https://pure.uniten.edu.my/en/publications/prince-ip-core-on-field-programmable-gate-arrays-fpga|
|Appears in Collections:||CSIT Scholarly Publication|
Show full item record
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.