Please use this identifier to cite or link to this item:
|Title:||Impact of low-k devices on failure mode of flip chip tensile pull test||Authors:||Endut, Z.
|Issue Date:||2006||Abstract:||In this paper, the failure mode and solder bump strength for low-k flip chip devices were determined using die pull technique. The results show there is no significant difference between low-k and non low-k devices in terms of bumps strength for the amount of taffy in this device. However, there is different in failure mode which shows an increasing in VRO and SRO failure mode. Die pull test within a time and bake factor also help to minimize VRO and SRO failure mode. However, VRO and SRO failure mode were expected as an another impact of low-k materials on flip chip packaging. ©2006 IEEE.||URI:||http://dspace.uniten.edu.my:80/jspui/handle/123456789/5303|
|Appears in Collections:||COE Scholarly Publication|
Show full item record
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.